It was a two round process. In first round they focused on Computer Architecture like pipelining, hazards..etc and Systemverilog design and testbench. In second round they focused on Assembly Language and Python.

On campus, only 30 minutes, one engineer and one HR in a room.