Domanda di colloquio di AMD

asynchronous clock domain crossing, FIFO pointer logic, timing constraints, a divide by 3 clock generator