Domanda di colloquio di IEC Electronics
Design a basic AND gate using transistor level logic.
Risposta di colloquio
Anonimo
4 nov 2012
Paralleled NMOS followed by series PMOS
Design a basic AND gate using transistor level logic.
Anonimo
Paralleled NMOS followed by series PMOS