Domanda di colloquio di Intel Corporation

Design an FSM and write Verilog code for an asynchronous fifo