Domanda di colloquio di Xilinx

Explain Hardware Interrupts and experience with cache design, cache coherence.