Domanda di colloquio di Teradyne

How will you design a serial in, parallel out system using VHDL and Logic gates?