Domanda di colloquio di AMD

How would you design a NAND gate using OR gates?