Domanda di colloquio di Arista Networks

SystemVerilog module design and a High-Level System Composition Design problem