Ho presentato la mia candidatura di persona. Ho sostenuto un colloquio presso Aceic Design Technologies (Bengaluru) nel mese di ott 2016
Colloquio
basic verification stuff
design related stuff
and UVM basics
dont have much to say
refer verification guide
nothing else to share
not much details known
nothing else to share
nothing else to share
nothing else to share
nothing else to share
nothing else to share
nothing else to share
Ho presentato la mia candidatura di persona. La procedura ha richiesto un giorno. Ho sostenuto un colloquio presso Aceic Design Technologies (Bengaluru) nel mese di apr 2017
Colloquio
3 step process with a written test, interview with owner/CEO and HR interview. The written test was mainly on digital electronics and verilog based design of digital systems. FSM based questions were also there. The ono-on-one with CEO was more UVM based technical round along with some questions from System Verilog. The HR interview was mainly regarding salary structure and work policies.
Domande di colloquio [1]
Domanda 1
Mostly basic Digital electronics, Verilog, System Verilog and UVM based questions.
Ho presentato la mia candidatura di persona. La procedura ha richiesto un giorno. Ho sostenuto un colloquio presso Aceic Design Technologies (Bengaluru) nel mese di ago 2012
Colloquio
Interview was conducted by the Founder, CEO himself. Interview was pretty technical since the CEO was a verification engineer and had hands on experience in the industry for a long time. since it was a start up, he was the only interviewer who conducted interviews at the time. Later there was a HR round with the co-founder, which was some generic discussion about company's policies and roadmaps.
