Easy, if know basics verilog,uvm, system verilog and linux , for prep using SV verification guide.....and get memorize your prev project, core role of your project and if you have done any test cases and check it onces