Three interviews: one on HackenRank, one with HR, and one with the engineering team. All questions typical of a digital design interivew. All high level questions, no specific questions in VHDL or verilog.