Hi selection process contain 3 rounds Written test Contain aptitude all topics covered and reasoning all topics covered Verilog contain coding problems Digital electronics Edc Analog electronic s Communication Network theory Vhdl If u have gd basics u can clear exam easily Whatever the exam right attitude with apply the knowledge is important Interview Covers Edc q Analog Mostly verilog qs vhdl FPGA Over all interview was gd