Domande di colloquio per FPGA/Emulation Engineer presso Microchip Technology

I had a tough interview, mainly foccused on standard systemverilog/ verilog questions along with some programming questions in designing. Some detailed question of explaning on static timing analysis and clock domain crossing.