Two phone screen rounds, questions on RTL design, verification, past projects, etc. Focused on Verilog and Python questions. Pretty hard to get the logic right, but the interviewers will help you out if you get stuck.